

**MHTL**  
**INTEGRATED CIRCUITS**  
**MC660 SERIES**



# MHTL

## INTEGRATED CIRCUITS

### INDEX

		Page No.
General Information		3-4
Logic Diagram Summary of Devices Available		3-6
<b>DEVICE SPECIFICATIONS</b>		
<b>GATES</b>		
MC660P	Expandable Dual 4-Input Gate (active pullup)	3-8
MC661P	Expandable Dual 4-Input Gate (passive pullup)	3-10
MC670P	Triple 3-Input Gate (passive pullup)	3-12
MC671P	Triple 3-Input Gate (active pullup)	3-14
MC668P	Quad 2-Input Gate (passive pullup)	3-16
MC672P	Quad 2-Input Gate (active pullup)	3-18
<b>DRIVER</b>		
MC662P	Expandable Dual 4-Input Line Driver	3-20
<b>FLIP-FLOPS</b>		
MC663P	Dual J-K Flip-Flop	3-22
MC664P	Master-Slave R-S Flip-Flop	3-24
<b>EXPANDER</b>		
MC669P	Dual 4-Input Expander	3-26

### NUMERICAL INDEX (Functions and Characteristics)





$V_{CC} = 15 \text{ V} \pm 1.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , Case 93

Function	Type -30 to + 75°C	Output Loading Factor Each Output	Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation mW typ/pkg	Page No.
Expandable Dual 4-Input NAND Gate (active pullup)	MC660P	10	110	88/26 ①	3-8
Expandable Dual 4-Input NAND Gate (passive pullup)	MC661P	10	125	88/26 ①	3-10
Expandable Dual 4-Input Line Driver	MC662P	30	140	180/26 ①	3-20
Dual J-K Flip-Flop	MC663P	9	—	200	3-22
Master-Slave R-S Flip-Flop	MC664P	8	—	160	3-24
Quad 2-Input NAND Gate (passive pullup)	MC668P	10	125	176/52 ①	3-16
Dual 4-Input Expander	MC669P	—	—	—	3-26
Triple 3-Input NAND Gate (passive pullup)	MC670P	10	125	132/39 ①	3-12
Triple 3-Input NAND Gate (active pullup)	MC671P	10	110	132/39 ①	3-14
Quad 2-Input NAND Gate (active pullup)	MC672P	10	110	176/52 ①	3-18

① Input High/Inputs Low

## GENERAL INFORMATION

## MHTL MC660 series



Rating	Symbol	Value	Unit
Power Supply Voltage Continuous Pulsed, < 1.0 s	V <sub>CC</sub>	18 20	V <sub>dc</sub>
Input Voltage (MC669P Expanders Reverse Voltage)	V <sub>in</sub>	-1.0/+18 18	V <sub>dc</sub>
Output Current (into outputs) MC660, 661, 670, 671, 688, 672 MC662 MC663 MC664 MC669	—	30 60 28 26 —	mA <sub>dc</sub>
Input Reverse Current @ 20 V	I <sub>R</sub>	0.5	mA <sub>dc</sub>
Forward Current (individual) MC669P	I <sub>F</sub>	30	mA <sub>dc</sub>
Operating Temperature Range	T <sub>A</sub>	-30 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

### TEST LIMITS TOLERANCE

TA = ±3°C VR = ±1% V<sub>CC</sub> = ±1% V<sub>IL</sub> = ±1% V<sub>IH</sub> = ±1% V<sub>F</sub> = ±1% I<sub>OL</sub> = ±1% I<sub>OH</sub> = ±1%

### DEFINITIONS

CP	Clock Pulse
I <sub>CEx</sub>	Collector-to-emitter leakage of the output transistor
I <sub>CCH</sub>	V <sub>CC</sub> current drain when all inputs are high
I <sub>CCL</sub>	V <sub>CC</sub> current drain when all inputs are low
I <sub>F</sub>	Forward current of input diodes for unit input load
2I <sub>F</sub>	Forward current of input diodes which are equal to twice unit load
I <sub>OH</sub>	Test current flowing into the output pin when output is high. (Negative)
I <sub>OL</sub>	Test current flowing into output pin when output is low
I <sub>R</sub>	Reverse current of input diodes with V <sub>R</sub> applied
2I <sub>R</sub>	Reverse current of two input diodes with V <sub>R</sub> applied
I <sub>SC</sub>	Short-circuit current obtained from device output when output is high


t <sub>pd+</sub>	Propagation delay time for a positive-going output pulse
t <sub>pd-</sub>	Propagation delay time for a negative-going output pulse
V <sub>CC</sub>	Device power supply voltage
V <sub>CCH</sub>	High power supply voltage
V <sub>CCL</sub>	Low power supply voltage
V <sub>CEx</sub>	Collector-to-emitter voltage of the output transistor
V <sub>F</sub>	Input voltage when measuring I <sub>F</sub>
V <sub>IH</sub>	Threshold voltage for high input voltage state
V <sub>IL</sub>	Threshold voltage for low input voltage state
V <sub>OH</sub>	Output high voltage state with I <sub>OH</sub> flowing out of pin
V <sub>OL</sub>	Output low voltage state with I <sub>OL</sub> flowing into pin
V <sub>R</sub>	Reverse voltage for input diode leakage test
V <sub>X</sub>	Threshold voltage for low input voltage state on expander unit

### GENERAL RULES

- The number of load circuits that may be driven from an output is determined by the input loading factor. The summation of input loading should not exceed the drive capability of the output.
- The outputs of the passive pullup gates may be tied together to perform the wired-collector OR function. For each added gate subtract 1.2 output loading factor (fan-out).
- The outputs of the active pullup devices should not be tied together.

## GENERAL INFORMATION (continued)

FIGURE 1—GATE COMPARISONS



## HIGH THRESHOLD LOGIC

The High Threshold Logic (MHTL) family of integrated circuit devices was developed for applications requiring a higher degree of inherent electrical noise immunity than is available with the more standard forms of integrated circuit logic families. The basic MHTL logic gate is similar to the Diode Transistor Logic (MDTL) gate circuit as can be seen in Figure 1. A considerably larger input threshold characteristic is exhibited by the MHTL devices by using a reversed biased base-emitter junction which operates in the breakdown avalanche mode (sometimes referred to as zener operation) as compared to a forward biased diode junction for the corresponding  $D_1$  element in the MDTL gate. A typical 7.5 volt input signal is required to turn on the MHTL output inverting transistor while a 1.5 volt signal is necessary for MDTL.

The higher threshold characteristic of MHTL requires a higher  $V_{CC}$  supply and is specified at 15 volts  $\pm 1.0$  V tolerance. In order to keep the power dissipation within reasonable levels, higher values of resistance are used in MHTL than for corresponding resistors in the MDTL circuit. These resistance values also allow the outputs of gates to be interconnected to provide the "wired-OR" logic function. The propagation delay of MHTL is in the order of 110 nanoseconds and consequently is a relatively slow logic family, a property which aids in rejecting noise. A comparison of transfer curves is made in Figure 2 illustrating the large logic swing available from MHTL.

An active output pullup configuration is available for the MHTL devices and is shown in Figure 3. The active output arrangement will allow the circuits to handle capacitive loads at higher speed than is obtainable with the passive pullup configuration. Additionally, the impedance in the high state is considerably less, and consequently makes the family more immune to electrical noise. The active output configuration also allows for a more powerful arrangement to interface with discrete components.

In summary the MHTL devices may be characterized as an integrated circuit family with a high degree of inherent noise immunity, a high input threshold and a large logic swing. These characteristics make the line very attractive for use where electrical noise is an important consideration, as well as for applications where interfacing with various discrete components is required.

FIGURE 2—TRANSFER CURVES






FIGURE 3—MHTL GATE WITH ACTIVE PULLUP



The logic diagrams shown describe the circuits of the MHTL line and permit quick selection of circuits required to implement a particular logic system. Pertinent information, such as logic equations and truth tables is

provided to show line compatibility. Package pin numbers and loading factors for each device are specified with each logic diagram. The numbers at the ends of the terminals are package pin numbers.

**MC660P**  
EXPANDABLE  
DUAL 4-INPUT GATE  
(with active output pullup)




Positive Logic:  $6 = \overline{1 \cdot 2 \cdot 4 \cdot 5} \cdot (3)$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 110 ns typ  
Typical Total Power Dissipation  
Inputs High - 88 mW  
Inputs Low - 26 mW

**MC661P**  
EXPANDABLE  
DUAL 4-INPUT GATE  
(with passive output pullup)




Positive Logic:  $6 = \overline{1 \cdot 2 \cdot 4 \cdot 5} \cdot (3)$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 125 ns typ  
Typical Total Power Dissipation  
Inputs High - 88 mW  
Inputs Low - 26 mW

**MC668P**  
QUAD 2-INPUT GATE  
(with passive output pullup)




Positive Logic:  $3 = \overline{1 \cdot 2}$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 125 ns typ  
Typical Total Power Dissipation  
Inputs High - 176 mW  
Inputs Low - 52 mW

**MC670P**  
TRIPLE 3-INPUT GATE  
(with passive output pullup)




Positive Logic:  $6 = \overline{3 \cdot 4 \cdot 5}$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 125 ns typ  
Typical Total Power Dissipation  
Inputs High - 132 mW  
Inputs Low - 39 mW

**MC671P**  
TRIPLE 3-INPUT GATE  
(with active output pullup)




Positive Logic:  $6 = \overline{3 \cdot 4 \cdot 5}$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 110 ns typ  
Typical Total Power Dissipation  
Inputs High - 132 mW  
Inputs Low - 39 mW

**MC672P**  
QUAD 2-INPUT GATE  
(with active output pullup)




Positive Logic:  $3 = \overline{1 \cdot 2}$

Input Loading Factor = 1  
Output Loading Factor = 10


Propagation Delay Time = 110 ns typ  
Typical Total Power Dissipation  
Inputs High - 176 mW  
Inputs Low - 52 mW

## LOGIC DIAGRAMS (continued)


### MC662P EXPANDABLE DUAL 4-INPUT LINE DRIVER (with active output pullup)



### MC669P DUAL 4-INPUT EXPANDERS



### MC663P DUAL J-K FLIP-FLOP



### TRUTH TABLE

$t_n$		$t_{n+1}$	
J	K	Q	$\bar{Q}$
0	0	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
1	1	$\bar{Q}_n$	$Q_n$

Direct input ( $\bar{R}_D$ ) must be high.

0 = low state

1 = high state


$t_n$  = time period prior to negative transition of clock pulse

$t_{n+1}$  = time period subsequent to negative transition of clock pulse

$Q_n$  = state of Q output in time period  $t_n$

NOTE: A low state "0" at the direct reset  $\bar{R}_D$  causes a low state "0" at the Q output and the complement at the  $\bar{Q}$  output.

### MC664P MASTER-SLAVE R-S FLIP-FLOP



### DIRECT INPUT OPERATION

$R_D$	$\bar{S}_D$	Q	$\bar{Q}$
1	1	NC	NC
1	0	1	0
0	1	0	1
0	0	NA	NA

### CLOCKED OPERATION\*

$t_n$		$t_{n+1}$	
$S_1$	$S_2$	$R_1$	$R_2$
0	X	0	X
0	X	X	0
X	0	0	X
X	0	X	0
0	X	1	1
X	0	1	1
1	1	0	X
1	1	X	0
1	1	1	1

\* Direct inputs ( $\bar{R}_D$ ,  $\bar{S}_D$ ) must be high.

0 = low state

1 = high state

NC = No change

NA = Not allowed

X = state of input does not affect state of the circuit

U = indeterminate state

$t_n$  = time period prior to negative transition of clock pulse


$t_{n+1}$  = time period subsequent to negative transition of clock pulse

$Q_n$  = state of Q output in time period  $t_n$


EXPANDABLE  
DUAL 4-INPUT GATE

MHTL MC660 series

**MC660P**



This device consists of two expandable 4-input NAND gates with active output pullup.





Positive Logic:  $6 = 1 \cdot 2 \cdot 4 \cdot 5 \cdot (3)$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 110 ns typ  
Typical Total Power Dissipation  
Input High = 88 mW  
Inputs Low = 26 mW

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**




## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


TEST CURRENT/VOLTAGE VALUES (All Temperatures)													Gnd									
Characteristic	Symbol	Pin Under Test	mA		Volts																	
			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>X</sub>	V <sub>CEx</sub>	V <sub>CC</sub>	V <sub>CCL</sub>										
			12.0	-0.03	6.50	8.50	1.5	16.0	7.20	16.0	15.0	14.0	16.0									
TEST LIMITS																						
Characteristic	Symbol	Pin Under Test	-30°C		+25°C		+75°C		Unit	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:												
			Min	Max	Min	Max	Min	Max		I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>									
Output Voltage	V <sub>OL</sub> V <sub>OH</sub>	6 6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	-	-	-	14	-	7		
			-	-	12.5	-	12.5	-		-	6	1	-	-	-	-	-	2, 4, 5	14	-	-	
			-	-	-	-	-	-		-	2	-	-	-	-	-	-	1, 4, 5	-	-	-	
			-	-	-	-	-	-		-	4	-	-	-	-	-	-	1, 2, 5	-	-	-	
			-	-	-	-	-	-		-	5	-	-	-	-	-	-	1, 2, 4	-	-	-	
			-	-	-	-	-	-		-	-	3	-	-	-	-	-	-	-	-	-	
Short-Circuit Current	I <sub>SC</sub>	6	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	-	-	14	1, 6, 7	
Reverse Current	I <sub>R</sub>	1 2 4 5	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	1	-	-	-	-	14	-	2, 3, 4, 5, 7	
			-	-	-	-	-	-		-	-	-	-	2	-	-	-	-	-	-	1, 3, 4, 5, 7	
			-	-	-	-	-	-		-	-	-	-	4	-	-	-	-	-	-	1, 2, 3, 5, 7	
			-	-	-	-	-	-		-	-	-	-	5	-	-	-	-	-	-	1, 2, 3, 4, 7	
Output Leakage Current	I <sub>CEx</sub>	6	-	-	-	100	-	100	μAdc	-	-	-	-	-	-	-	6, 14	-	-	-	1, 7	
Forward Current	I <sub>F</sub>	1 2 4 5	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	1	2, 4, 5	-	-	-	-	14	7	
			-	-	-	-	-	-		-	-	-	-	2	1, 4, 5	-	-	-	-	-	-	
			-	-	-	-	-	-		-	-	-	-	4	1, 2, 5	-	-	-	-	-	-	
			-	-	-	-	-	-		-	-	-	-	5	1, 2, 4	-	-	-	-	-	-	
Power Drain Current (Total Device)	I <sub>CCL</sub> I <sub>CCH</sub>	14 14	-	-	-	3.0	-	-	mAdc	-	-	-	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7, 9, 10, 12, 13	
Switching Times	t <sub>1-6+</sub> t <sub>1+6-</sub>	6 6							ns ns	Pulse In	Pulse Out											
			-	-	-	-	200	-		1	6	-	-	-	-	-	-	-	14	-	-	7
			-	-	-	-	100	-		1	6	-	-	-	-	-	-	-	14	-	-	7

Pins not listed are left open.

**MC661P**



This device consists of two expandable 4-input NAND gates with passive output pullup.




Positive Logic  $6 = 1 \cdot 2 \cdot 4 \cdot 5 \cdot (3)$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 125 ns typ  
Typical Total Power Dissipation  
Input High = 88 mW  
Inputs Low = 26 mW

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


Characteristic	Symbol	Pin Under Test	TEST CURRENT/VOLTAGE VALUES (All Temperatures)												Gnd		
			mA		Volts												
			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>X</sub>	V <sub>CEx</sub>	V <sub>CC</sub>	V <sub>CCl</sub>	V <sub>CCh</sub>				
			12.0	-0.03	8.50	8.50	1.5	16.0	7.20	16.0	15.0	14.0	16.0				
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																	
Output Voltage	V <sub>OL</sub>	6	-	1.5	-	1.5	-	1.5	Unit	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	Gnd	
		6	-	-	12.5	-	12.5	-		-	6	1	2	4	5		
Short-Circuit Current	I <sub>SC</sub>	6	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	-	-	-	-	-	-	14	-
		6	-	-	-0.6	-1.5	-0.6	-1.5		-	-	-	-	-	-	14	1, 6, 7
Reverse Current	I <sub>R</sub>	1	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	1	-	14	2, 3, 4, 5, 7
		2	-	-	-	-	-	-		-	-	-	-	2	-	-	1, 3, 4, 5, 7
Output Leakage Current	I <sub>CEx</sub>	4	-	-	-	-	-	-	μAdc	-	-	-	-	4	-	-	1, 2, 3, 5, 7
		5	-	-	-	-	-	-		-	-	-	-	5	-	-	1, 2, 3, 4, 7
Forward Current	I <sub>F</sub>	6	-	-	-	100	-	100	μAdc	-	-	-	-	-	6, 14	-	-
		1	-	-	-	-1.20	-	-1.20		-	-	-	-	1	2, 4, 5	-	-
Power Drain Current (Total Device)	I <sub>CCL</sub>	2	-	-	-	-	-	-	mAdc	-	-	-	-	2	1, 4, 5	-	-
		4	-	-	-	-	-	-		-	-	-	-	4	1, 2, 5	-	-
Switching Times	I <sub>CCh</sub>	5	-	-	-	-	-	-	mAdc	-	-	-	-	5	1, 2, 4	-	-
		6	-	-	-	250	-	-		ns	1	6	-	-	14	-	-
Switching Times	t <sub>1-6+</sub>	6	-	-	-	100	-	-	ns	1	6	-	-	-	-	14	-
		6	-	-	-	-	-	-		1	6	-	-	-	-	14	-

Pins not listed are left open.


## TRIPLE 3-INPUT GATE

MHTL MC660 series

## MC670P



This device consists of three 3-input NAND gates with passive output pull-up.



Positive Logic:  $6 = \overline{3 \cdot 4 \cdot 5}$

Input Loading Factor = 1

Output Loading Factor = 10




Propagation Delay Time = 125 ns typ

Typical Total Power Dissipation

Input High = 132 mW

Inputs Low = 39 mW

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.

TEST CURRENT/VOLTAGE VALUES (All Temperatures)											
mA		Volts									
I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CEx</sub>	V <sub>CC</sub>	V <sub>CCl</sub>	V <sub>CCH</sub>		
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0		


Characteristic	Symbol	Pin Under Test	TEST LIMITS						Unit	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:									Gnd		
			-30°C		+25°C		+75°C			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CEX</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>		
			Min	Max	Min	Max	Min	Max		-	-	3, 4, 5	-	-	-	-	-	14	-	7	
Output Voltage	V <sub>OL</sub>	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	3, 4, 5	-	-	-	-	-	14	-	7	↓
	V <sub>OH</sub>	6	-	-	12.5	-	12.5	-		-	6	3	-	-	-	-	4, 5	14	-	↓	
Short-Circuit Current	I <sub>SC</sub>	6	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	-	-	-	-	-	-	-	-	-	14	3, 6, 7	
Reverse Current	I <sub>R</sub>	3	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	-	3	-	-	14	-	4, 5, 7	↓
		4	-	-	-	↓	-	↓		-	-	-	-	-	4	-	-	-	3, 5, 7	3, 4, 7	
		5	-	-	-	↓	-	↓		-	-	-	-	-	5	-	-	-	↓	3, 4, 7	
Output Leakage Current	I <sub>CEX</sub>	6	-	-	-	100	-	100	μAdc	-	-	-	-	-	6, 14	-	-	-	-	3, 7	
Forward Current	I <sub>F</sub>	3	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	3	4, 5	-	-	-	14	7	↓	
		4	-	-	-	↓	-	↓		-	-	-	4	3, 5	-	-	-	↓	3, 4, 5		
		5	-	-	-	↓	-	↓		-	-	-	5	3, 4	-	-	-	↓	3, 4, 5		
Power Drain Current (Total Device)	I <sub>CCL</sub>	14	-	-	-	4.5	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	1, 2, 3, 4, 5, 7, 9, 10, 11, 13	↓
	I <sub>CCH</sub>	14	-	-	-	15	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	7	
Switching Times	t <sub>3-6+</sub> t <sub>3+6-</sub>	6				250			ns	Pulse In	Pulse Out										7
			-	-	-		-	-		3	6	-	-	-	-	-	14	-	-		

**Pins not listed are left open.**

## MC671P



This device consists of three 3-input NAND gates with active output pull-up.





Positive Logic:  $6 = 3 \cdot 4 \cdot 5$

Input Loading Factor = 1  
Output Loading Factor = 10

Propagation Delay Time = 110 ns typ  
Typical Total Power Dissipation  
Input High = 132 mW  
Inputs Low = 39 mW

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate.  
The other gates are tested in the same manner.

TEST CURRENT/VOLTAGE VALUES (All Temperatures)											Gnd
mA		Volts									
$I_{OL}$	$I_{OH}$	$V_{IL}$	$V_{IH}$	$V_F$	$V_R$	$V_{CEX}$	$V_{CC}$	$V_{CCL}$	$V_{CCH}$		
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0		


Characteristic	Symbol	Pin Under Test	TEST LIMITS							TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:								Gnd		
			-30°C		+25°C		+75°C		Unit	$I_{OL}$	$I_{OH}$	$V_{IL}$	$V_{IH}$	$V_F$	$V_R$	$V_{CEX}$	$V_{CC}$	$V_{CCL}$	$V_{CCH}$	
			Min	Max	Min	Max	Min	Max												
Output Voltage	$V_{OL}$	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	3, 4, 5	-	-	-	-	14	-	7
	$V_{OH}$	6	-	-	12.5	-	12.5	-	Vdc	-	6	3	-	-	-	-	-	4, 5	14	-
		↓	-	-	↓	-	↓	-	↓	-	4	-	-	-	-	-	-	3, 5	↓	-
Short-Circuit Current	$I_{SC}$	6	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	-	14	3, 6, 7
Reverse Current	$I_R$	3	-	-	-	2.0	-	2.0	$\mu$ Adc	-	-	-	-	-	-	-	-	3	-	4, 5, 7
		4	-	-	-	↓	-	↓	↓	-	-	-	-	-	-	-	-	4	-	3, 5, 7
		5	-	-	-	↓	-	↓	↓	-	-	-	-	-	-	-	-	5	↓	3, 4, 7
Output Leakage Current	$I_{CEX}$	6	-	-	-	100	-	100	$\mu$ Adc	-	-	-	-	-	-	-	-	6, 14	-	-
Forward Current	$I_F$	3	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	-	-	-	-	3	4, 5	-
		4	-	-	-	↓	-	↓	↓	-	-	-	-	-	-	-	-	4	-	3, 5, 7
		5	-	-	-	↓	-	↓	↓	-	-	-	-	-	-	-	-	5	-	3, 4
Power Drain Current (Total Device)	$I_{CCL}$	14	-	-	-	4.5	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	1, 2, 3, 4, 5, 7, 9, 10, 11, 13
	$I_{CCH}$	14	-	-	-	15	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	7
Switching Times	$t_{3-6+}$ $t_{3-6-}$	6	-	-	-	200	-	-	ns	Pulse In	Pulse Out							14	-	7
		6	-	-	-	100	-	-	ns	3	6	-	-	-	-	-	-	14	-	7
			-	-	-	↓	-	↓	↓	3	6	-	-	-	-	-	-	14	-	7

Pins not listed are left open.

## MC668P



This device consists of four 2-input NAND gates with passive output pull-up.



Positive Logic:  $3 = \overline{1 \cdot 2}$

Input Loading Factor = 1

Output Loading Factor = 10



Propagation Delay Time = 125 ns typ

Typical Total Power Dissipation

Input High = 176 mW

Inputs Low = 52 mW

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate.  
The other gates are tested in the same manner.


TEST CURRENT/VOLTAGE VALUES (All Temperatures)												Gnd		
Characteristic	Symbol	Pin Under Test	mA		Volts									
			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CEX</sub>	V <sub>CC</sub>	V <sub>CCL</sub>			
			12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0		
TEST LIMITS														
Characteristic	Symbol	Pin Under Test	-30°C		+25°C		+75°C		Unit	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:				
			Min	Max	Min	Max	Min	Max		I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	
Output Voltage	V <sub>OL</sub>	3	-	1.5	-	1.5	-	1.5	Vdc	3	-	-	1,2	
	V <sub>OH</sub>	3	-	-	12.5	-	12.5	-		-	3	1	-	
		3	-	-	12.5	-	12.5	-		-	3	2	-	
Short-Circuit Current	I <sub>SC</sub>	3	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	-	-	-	-	
Reverse Current	I <sub>R</sub>	1	-	-	-	2.0	-	2.0	μAdc	-	-	-	1	
		2	-	-	-	2.0	-	2.0	μAdc	-	-	-	2	
Output Leakage Current	I <sub>CEX</sub>	3	-	-	-	100	-	100	μAdc	-	-	-	3,14	
Forward Current	I <sub>F</sub>	1	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	1	
		2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	2	
Power Drain Current (Total Device)	I <sub>CCL</sub>	14	-	-	-	6.0	-	-	mAdc	-	-	-	-	
	I <sub>CCH</sub>	14	-	-	-	20	-	-	mAdc	-	-	-	-	
Switching Times	t <sub>1-3+</sub>	3	-	-	-	250	-	-	ns	Pulse In	Pulse Out			
	t <sub>1-3-</sub>	3	-	-	-	100	-	-	ns	1	3	-	-	
										-	-	14	-	
										-	-	14	-	
										-	-	7	-	
										-	-	7	-	

Pins not listed are left open.

## MC672P



This device consists of four 2-input NAND gates with active output pull-up.



Positive Logic:  $3 = \overline{1 \cdot 2}$

Input Loading Factor = 1

Output Loading Factor = 10



Propagation Delay Time = 110 ns typ

Typical Total Power Dissipation

Input High = 176 mW

Inputs Low = 52 mW

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
The other gates are tested in the same manner.


TEST CURRENT/VOLTAGE VALUES (All Temperatures)												Gnd								
mA		Volts																		
$I_{OL}$	$I_{OH}$	$V_{IL}$	$V_{IH}$	$V_F$	$V_R$	$V_{CEX}$	$V_{CC}$	$V_{CCL}$	$V_{CCH}$											
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0											
Characteristic	Symbol	Pin Under Test	TEST LIMITS						TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:											
			$-30^{\circ}\text{C}$		$+25^{\circ}\text{C}$		$+75^{\circ}\text{C}$		Unit	$I_{OL}$	$I_{OH}$	$V_{IL}$	$V_{IH}$	$V_F$	$V_R$	$V_{CEX}$	$V_{CC}$	$V_{CCL}$	$V_{CCH}$	
Output Voltage	$V_{OL}$	3	-	1.5	-	1.5	-	1.5	Vdc	3	-	-	1, 2	-	-	-	-	14	-	7
	$V_{OH}$	3	-	-	12.5	-	12.5	-	Vdc	-	3	1	-	-	-	-	2	14	-	7
		3	-	-	12.5	-	12.5	-	Vdc	-	3	2	-	-	-	-	1	14	-	7
Short-Circuit Current	$I_{SC}$	3	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	-	14	1, 3, 7
Reverse Current	$I_R$	1	-	-	-	2.0	-	2.0	$\mu\text{Adc}$	-	-	-	-	-	1	-	-	14	-	2, 7
		2	-	-	-	2.0	-	2.0	$\mu\text{Adc}$	-	-	-	-	-	2	-	-	14	-	1, 7
Output Leakage Current	$I_{CEX}$	3	-	-	-	100	-	100	$\mu\text{Adc}$	-	-	-	-	-	-	3, 14	-	-	-	1, 7
Forward Current	$I_F$	1	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	1	2	-	-	-	14	7
		2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	2	1	-	-	-	14	7
Power Drain Current (Total Device)	$I_{CCL}$	14	-	-	-	6.0	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7, 9, 10, 12, 13
	$I_{CCH}$	14	-	-	-	20	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	7
Switching Times	$t_{1-3+}$ $t_{1+3-}$	3	-	-	-	200	-	-	ns	Pulse In	Pulse Out						14	-	-	7
		3	-	-	-	100	-	-	ns	1	3	-	-	-	-	-	14	-	-	7

Pins not listed are left open.


**EXPANDABLE  
DUAL 4-INPUT LINE DRIVER**

**MHTL MC660 series**

**MC662P**



This device consists of two expandable 4-input NAND line drivers with active output pullup. This device allows fan-out to 30 MHTL gates and drives large capacitive loads.





Positive Logic =  $1 \cdot 2 \cdot 4 \cdot 5 \cdot (3)$

Input Loading Factor = 1  
Output Loading Factor = 30

Propagation Delay Time = 140 ns typ  
Typical Total Power Dissipation  
Input High = 180 mW  
Inputs Low = 26 mW

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one driver only.  
The other driver is tested in the same manner.

Characteristic	Symbol	Pin Under Test	TEST CURRENT/VOLTAGE VALUES (All Temperatures)												Gnd				
			mA		Volts														
			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>X</sub>	V <sub>CEX</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>						
			36.0	-0.09	6.50	8.50	1.5	16.0	7.20	16.0	15.0	14.0	16.0						
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																			
Characteristic	Symbol	Pin Under Test	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>X</sub>	V <sub>CEX</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>	Gnd					
			-	-	-	-	-	-	-	-	-	-	-	-					
Output Voltage	V <sub>OL</sub>	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	14	-	7		
	V <sub>OH</sub>	6	-	-	12.5	-	12.5	-		-	6	1	-	-	2, 4, 5	14	-		
		-	-	-	-	-	-	-		-	2	-	-	-	1, 4, 5	-	-		
		-	-	-	-	-	-	-		-	4	-	-	-	1, 2, 5	-	-		
		-	-	-	-	-	-	-		-	5	-	-	-	1, 2, 4	-	-		
		-	-	-	-	-	-	-		-	-	3	-	-	-	-	-		
Short-Circuit Current	I <sub>SC</sub>	6	-	-	-10.0	-25.0	-10.0	-25.0	mAdc	-	-	-	-	-	-	-	14	1, 6, 7	
Reverse Current	I <sub>R</sub>	1	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	1	-	-	14	2, 3, 4, 5, 7	
		2	-	-	-	-	-	-		-	-	-	-	2	-	-	-	1, 3, 4, 5, 7	
		4	-	-	-	-	-	-		-	-	-	-	4	-	-	-	1, 2, 4, 5, 7	
		5	-	-	-	-	-	-		-	-	-	-	5	-	-	-	1, 2, 3, 4, 7	
Output Leakage Current	I <sub>CEx</sub>	6	-	-	-	100	-	100	μAdc	-	-	-	-	-	6, 14	-	-	1, 7	
Forward Current	I <sub>F</sub>	1	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	1	2, 4, 5	-	-	14	
		2	-	-	-	-	-	-		-	-	-	-	2	1, 4, 5	-	-	-	
		4	-	-	-	-	-	-		-	-	-	-	4	1, 2, 5	-	-	-	
		5	-	-	-	-	-	-		-	-	-	-	5	1, 2, 4	-	-	-	
Power Drain Current (Total Device)	I <sub>CCL</sub>	14	-	-	-	4.0	-	-	mAdc	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7, 9, 10, 12, 13	
	I <sub>CCH</sub>	14	-	-	-	17	-	-	mAdc	-	-	-	-	-	-	-	14	7	
Switching Times	t <sub>1-6+</sub> t <sub>1+6-</sub>	6	-	-	-	250	-	-	ns	Pulse In	Pulse Out					14	-	-	7
		6	-	-	-	100	-	-	ns	1	6	-	-	-	-	14	-	-	7
										1	6	-	-	-	-	14	-	-	
												-	-	-	-	14	-	-	

Pins not listed are left open.

## MC663P

Two J-K flip-flops in a single package. Each flip-flop has a direct reset input in addition to the clocked inputs.



TRUTH TABLE

$t_n$		$t_{n+1}$	
J	K	Q	$\bar{Q}$
0	0	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
1	1	$\bar{Q}_n$	$Q_n$

## Input Loading Factor:

 $\bar{R}_D$  Input = 2

C Input = 1.5

Other Inputs = 1

## Output Loading Factor = 9

Loading factors are valid from  $-30^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$   
with  $V_{CC} = 15 \pm 1 \text{ Vdc}$


 $f_{Tog} = 3.0 \text{ MHz typ}$ 

Total Power Dissipation = 200 mW typ

Direct input ( $\bar{R}_D$ ) must be high.

0 = low state

1 = high state

 $t_n$  = time period prior to negative transition of clock pulse $t_{n+1}$  = time period subsequent to negative transition of clock pulse $Q_n$  = state of Q output in time period  $t_n$ NOTE: A low state "0" at the direct reset  $\bar{R}_D$  causes a low state "0" at the Q output and the complement at the  $\bar{Q}$  output.


## MC663P (continued)

### ELECTRICAL CHARACTERISTICS

Unless otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.


Characteristic	Symbol	Pin Under Test	TEST LIMITS						TEST CURRENT / VOLTAGE VALUES (All Temperatures)								CP <sub>a</sub>	CP <sub>b</sub>	Ground			
			-30°C		+25°C		+75°C		Unit	mA		Volts										
			Min	Max	Min	Max	Min	Max		I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CC1</sub>	V <sub>CC2</sub>					
Output Voltage	V <sub>OL</sub>	1	-	1.5	-	1.5	-	1.5	Vdc	1	-	2	3.5	-	-	14	-	4	-	7		
	V <sub>OL</sub>	6	-	1.5	-	1.5	-	1.5		6	-	5	2.3	-	-	14	-	4	-	7		
	V <sub>OH</sub>	1	-	-	12.5	-	12.5	-		1	2.3	5	-	-	-	14	-	4	-	7		
	V <sub>OH</sub>	1	-	-	12.5	-	12.5	-		1	5	2.3	-	-	-	14	-	4	-	7		
	V <sub>OH</sub>	6	-	-	12.5	-	12.5	-		6	2	3.5	-	-	-	14	-	4	-	7		
	I <sub>SC</sub>	1	-	-	-6.5	-15	-6.5	-15	mAdc	-	-	3, 4	-	-	-	-	14	-	-	1, 7		
	I <sub>R</sub>	2	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	-	-	2	14	-	-	-	3, 4, 5, 7	
	3I <sub>R</sub>	3	-	-	-	6.0	-	6.0		-	-	-	-	-	-	3	2, 4, 5, 14	-	-	-	7	
	2I <sub>R</sub>	4	-	-	-	4.0	-	4.0		-	-	-	-	-	-	4	14	-	-	-	2, 3, 5, 7	
	I <sub>R</sub>	5	-	-	-	2.0	-	2.0		-	-	-	-	-	-	5	14	-	-	-	2, 3, 4, 7	
Forward Current	I <sub>F</sub>	2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	-	-	2	-	-	14	-	4	
	I <sub>F</sub>	3	-	-	-	-1.20	-	-1.20		-	-	-	-	-	-	3	-	-	14	-	2, 4, 5, 7	
	I <sub>F</sub>	4	-	-	-	-1.20	-	-1.20		-	-	-	-	-	-	4	-	-	2, 5, 14	-	7	
	I <sub>F</sub>	5	-	-	-	-1.20	-	-1.20		-	-	-	-	-	-	5	-	-	14	-	4	
Power Drain Current (Both Flip-Flops)	I <sub>CCL</sub>	14	-	-	-	16.7	-	-	mAdc	-	-	-	-	-	-	-	-	14	-	-	2, 3, 4, 5, 7, 9, 10, 11, 12	
	I <sub>CCH</sub>	14	-	-	-	16.7	-	-	mAdc	-	-	-	-	-	-	-	-	14	-	-	7	

Pins not listed are left open.




$t_r \leq 1.0 \mu s$  (10% to 90%)  
 $t_r \leq 1.0 \mu s$  (90% to 10%)

### TOGGLE MODE TEST CIRCUIT



## MC664P

A dc coupled R-S flip-flop operating on the master-slave principle. Information is entered in the master section while the clock pulse is high and is transferred to the slave when the clock goes negative.



## Input Loading Factor:

 $\bar{C}$  Input = 3

Other Inputs = 1

## Output Loading Factor = 8

Loading factors are valid from  $-30^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  with  $V_{CC} = 15 \pm 1 \text{ Vdc}$  $f_{Tog} = 3.0 \text{ MHz typ}$ 

Total Power Dissipation = 160 mW typ

## DIRECT INPUT OPERATION

$\bar{R}_D$	$\bar{S}_D$	Q	$\bar{Q}$
1	1	NC	NC
1	0	1	0
0	1	0	1
0	0	NA	NA

NC = No change

NA = Not allowed

## CLOCKED OPERATION

$S_1$	$S_2$	$t_n$	$t_{n+1}$
$\bar{R}_1$	$\bar{R}_2$	Q	$\bar{Q}_n$
0	X	0	X
0	X	X	0
X	0	0	X
X	0	X	0
0	X	1	1
X	0	1	0
1	1	0	X
1	1	X	0
1	1	1	1

## NOTES FOR CLOCKED-OPERATION TRUTH TABLE:


Direct inputs ( $\bar{R}_D$ ,  $\bar{S}_D$ ) must be high.

0 = low state

1 = high state

X = state of input does not affect state of the circuit

U = indeterminate state

 $t_n$  = time period prior to negative transition of clock pulse $t_{n+1}$  = time period subsequent to negative transition of clock pulse $Q_n$  = state of Q output in time period  $t_n$ 

## MC664P (continued)

### ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST CURRENT / VOLTAGE VALUES (All Temperatures)								CP <sub>a</sub>	CP <sub>b</sub>	Ground									
			mA		Volts																	
			I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CCL</sub>	V <sub>CH</sub>												
TEST LIMITS																						
Output Voltage	V <sub>OL</sub>	-30°C	Min	Max	Min	Max	Min	Max	Unit	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>CCL</sub>	V <sub>CH</sub>	CP <sub>a</sub>	CP <sub>b</sub>	Ground		
		+25°C	-	-	1.5	-	1.5	-	V <sub>dc</sub>	6	-	3, 4, 11, 12	-	-	-	14	-	-	5	7		
		+75°C	-	-	-	-	-	-		6	-	4, 5, 11, 12	-	-	-	-	-	-	2	-		
		9	-	-	-	-	-	-		6	-	3, 4, 11, 12	-	-	-	-	-	-	2	-		
		9	-	-	-	-	-	-		9	-	3, 4, 11, 12	-	-	-	-	-	-	-	10	7	
	V <sub>OH</sub>	-	-	-	-	-	-	-		9	-	11, 3, 4, 10, 12	-	-	-	-	-	-	2	-		
		6	-	-	12.5	-	12.5	-		12	-	3, 4, 10, 11	-	-	-	-	-	-	2	-		
		9	-	-	12.5	-	12.5	-		6	-	5	-	-	-	14	-	-	-	-	2, 3, 4, 7, 10, 11, 12	
		9	-	-	12.5	-	12.5	-		9	-	10	-	-	-	14	-	-	-	-	2, 3, 4, 5, 7, 11, 12	
		9	-	-	-6.5	-15	-6.5	-15	mAdc	-	-	2, 5	10	-	-	-	-	-	14	-	-	6, 7, 9
Short-Circuit Current	I <sub>SC</sub>	6	-	-	-6.5	-15	-6.5	-15	mAdc	-	-	2, 5	10	-	-	-	-	-	14	-	-	6, 7, 9
	I <sub>SC</sub>	9	-	-	-6.5	-15	-6.5	-15	mAdc	-	-	2, 10	5	-	-	-	-	-	14	-	-	6, 7, 9
	Reverse Current	4I <sub>R</sub>	2	8	-	-	8.0	-	8.0	μAdc	-	-	5	-	2	14	-	-	-	-	-	3, 4, 7, 10, 11, 12
		4I <sub>R</sub>	2	8	-	-	8.0	-	8.0	μAdc	-	-	10	-	2	14	-	-	-	-	-	3, 4, 5, 7, 11, 12
		1 <sub>R</sub>	3	-	-	-	2.0	-	2.0	μAdc	-	-	-	-	3	14	-	-	-	-	-	2, 4, 7
		4	-	-	-	-	-	-	-	μAdc	-	-	-	-	4	14	-	-	-	-	-	2, 3, 7
		5	-	-	-	-	-	-	-	μAdc	-	-	2, 11, 12	-	5	14	-	-	-	-	-	7
		10	-	-	-	-	-	-	-	μAdc	-	-	2, 3, 4	-	10	14	-	-	-	-	-	7
		11	-	-	-	-	-	-	-	μAdc	-	-	-	-	11	14	-	-	-	-	-	2, 7, 12
		12	-	-	-	-	-	-	-	μAdc	-	-	-	-	12	14	-	-	-	-	-	2, 7, 11
		3I <sub>F</sub>	2	-	-	-	-3.60	-	-3.60	mAdc	-	-	5	2	3, 4, 11, 12	-	14	-	-	-	-	7, 10
		3I <sub>F</sub>	2	-	-	-	-3.60	-	-3.60	mAdc	-	-	10	2	3, 4, 11, 12	-	14	-	-	-	-	5, 7
		I <sub>F</sub>	3	-	-	-	-1.20	-	-1.20	mA	-	-	-	3	2, 4	-	14	-	-	-	-	7
		4	-	-	-	-	-	-	-	mA	-	-	-	4	2, 3	-	14	-	-	-	-	2, 7, 10, 11, 12
		5	-	-	-	-	-	-	-	mA	-	-	-	5	-	14	-	-	-	-	-	2, 3, 4, 5, 7
		10	-	-	-	-	-	-	-	mA	-	-	-	10	-	14	-	-	-	-	-	7
		11	-	-	-	-	-	-	-	mA	-	-	-	11	2, 12	-	14	-	-	-	-	7
		12	-	-	-	-	-	-	-	mA	-	-	-	12	2, 11	-	14	-	-	-	-	7
Power Drain Current	I <sub>CC</sub>	14	-	-	-	-	14.5	-	-	mAdc	-	-	-	-	-	-	-	-	14	-	-	2, 3, 4, 5, 7, 10, 11, 12
	I <sub>CC</sub>	14	-	-	-	-	14.5	-	-	mAdc	-	-	-	-	-	-	-	-	14	-	-	7


Pins not listed are left open.

\*Apply momentary ground to pins 9 and 10 prior to clock pulse


†Apply momentary ground to pins 5 and 6 prior to clock pulse

‡Apply momentary ground to pin 9


§Apply momentary ground to pin 6




### TOGGLE MODE TEST CIRCUIT



## MC669P



This device consists of two independent high voltage diode networks with characteristics matched to the input of the gate and buffer elements in the MHTL logic family. Its use increases the fan-in capability of other MHTL devices to a maximum of 20 while having negligible effect on their performance.



Positive Logic:  $4 = 2 \cdot 3 \cdot 5 \cdot 6$

Input Loading Factor = 1

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one expander. The other expander is tested in the same manner.

TEST CURRENT/VOLTAGE VALUES (All Temperatures)												
Characteristic	Symbol	Pin Under Test	TEST LIMITS					Unit	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:			
			-30°C		+25°C		+75°C			I <sub>F</sub>	V <sub>R</sub>	Gnd
			Min	Max	Min	Max	Min	Max	-	-	-	
Forward Voltage	V <sub>F</sub>	4	-	1.0	-	0.9	-	0.8	Vdc	4	-	2, 7
			-	-	-	-	-	-		-	-	3, 7
			-	-	-	-	-	-		-	-	5, 7
			-	-	-	-	-	-		-	-	6, 7
Reverse Current	I <sub>R</sub>	2	-	2.0	-	2.0	-	2.0	μAdc	-	2	3, 5, 6, 7
		3	-	-	-	-	-	-		-	3	2, 5, 6, 7
		5	-	-	-	-	-	-		-	5	2, 3, 6, 7
		6	-	-	-	-	-	-		-	6	2, 3, 5, 7
	2 I <sub>R</sub>	4	-	-	-	4.0	-	-		-	4	7

Pins not listed are left open